

**Department of Electrical Engineering**  
Govt. Polytechnic Nabarangpur- 764059

# LABORATORY MANUAL

**Digital Electronics & Microprocessor Lab**  
*(5<sup>th</sup> Semester)*

Prepared By: **Deepika Sarkar**

**Department of Electronics  
Engineering**


Govt. Polytechnic Nabarangpur

## TABLE OF CONTENTS


| Sl. No | Name of theExperiment  | Pages |
|--------|--|-------|
| 1      | To verify all the logic gates.                                 | 5-7   |
| 2      | Universal properties of NAND & NOR gates.                      | 8-12  |
| 3      | Implementation of half adder and Full adder using logic gates. | 13-15 |
| 4      | Implementation of half & full subtracter using logic gates.    | 16-19 |
| 5      | Implementation of a 4-bit Binary to Gray code converter.       | 20-24 |
| 6      | Implementation of a Single bit digital comparator              | 24-26 |
| 7      | To study Multiplexer and demultiplexer.                        | 27-28 |
| 8      | Study of flipflops   | 29-30 |
| 9      | Realize 4 bit asynchronous counter                             | 30-31 |
| 10     | Realize 4 bit synchronous counter                              |       |
| 11     | Implement mod-10 asynchronous counter                          |       |
| 12     | Study of shift register  | 32-33 |

|    |   |  |
|----|---|--|
| 13 | 1s complement & 2s complement.                                  |  |
| 14 | Addition and subtraction of 2 8 bit numbers.                    |  |
| 15 | Decimal addition & subtraction of of 8 bit numbers.             |  |
| 16 | Comparision between 2 numbers and find the largest in an array. |  |
| 17 | Block transfer.   |  |
| 18 | Traffic light control using 8255.                               |  |
| 19 | Generation of square wave using 8255.                           |  |


**Inverter Gate (NOT Gate) 7404LS**




**2-Input AND Gate 7408LS**




**2-Input OR Gate 7432LS**




**2-Input NAND Gate 7400LS**




**2-Input NOR Gate 7402LS**



**2-Input XNOR Gate 74266LS**



**2-Input XOR Gate 7486LS**



Experiment No:1

Date: \_\_/\_\_/\_\_\_\_

Aim: - To Verify truth tables of AND, OR, NOT, NOR, NAND, XOR, XNOR gates.


Apparatus Required: -

1. All the basic gates mention in the fig.
2. IC Trainer Kit

Procedure: -


1. Place the IC on IC Trainer Kit.
2. Connect  $V_{CC}$  and ground to respective pins of IC Trainer Kit.
3. Connect the inputs to the input switches provided in the IC Trainer Kit.
4. Connect the outputs to the switches of O/P LEDs,
5. Apply various combinations of inputs according to the truth table and observe condition of LEDs.
6. Disconnect output from the LEDs and note down the corresponding multimeter voltage readings for various combinations of inputs.

Inverter Gate (NOT Gate) 7404LS




| A | O/P |
|---|-----|
| 0 | 1   |
| 1 | 0   |

2-Input AND Gate 7408LS




| A | B | O/P |
|---|---|-----|
| 0 | 0 | 0   |
| 0 | 1 | 0   |
| 1 | 0 | 0   |
| 1 | 1 | 1   |

2-Input OR Gate 7432LS




| A | B | O/P |
|---|---|-----|
| 0 | 0 | 0   |
| 0 | 1 | 1   |
| 1 | 0 | 1   |
| 1 | 1 | 1   |

2-Input NAND Gate 7400LS




| A | B | O/P |
|---|---|-----|
| 0 | 0 | 1   |
| 0 | 1 | 1   |
| 1 | 0 | 1   |
| 1 | 1 | 0   |

2-Input NOR Gate 7402LS




| A | B | O/P |
|---|---|-----|
| 0 | 0 | 1   |
| 0 | 1 | 0   |
| 1 | 0 | 0   |
| 1 | 1 | 0   |

2-Input XOR Gate 7486LS



| A | B | O/P |
|---|---|-----|
| 0 | 0 | 0   |
| 0 | 1 | 1   |
| 1 | 0 | 1   |
| 1 | 1 | 0   |

2-Input XNOR Gate 74266LS



| A | B | O/P |
|---|---|-----|
| 0 | 0 | 1   |
| 0 | 1 | 0   |
| 1 | 0 | 0   |
| 1 | 1 | 1   |

**Conclusion:-**

Truth table of logic gates are verified.

**Experiment No:2**

Date: \_\_/\_\_/\_\_\_\_

Aim: - Implementation of various gates by using universal properties of NAND & NOR gates and Verify truth table.

**APPARATUS REQUIRED**

1. Digital IC trainer kit
2. IC 7400 (NAND gate)
3. IC 7402(NOR gate)

**THEORY:**

NAND OR NOR gates are sufficient for the realization of any logic expression. because of this reason, NAND and NOR gates are known as UNIVERSAL gates.

1. For NAND gate as universal gate


**PROCEDURE:**

1. Make the connections as per the logic diagram.
2. Connect +5v to pin 14 & ground to pin 7 of IC 7400
3. Apply diff combinations of inputs to the i/p terminals.
4. Note o/p for NAND as universal gate.
5. Verify the truth table.



(a) NOT Logic Operation


| A | $\bar{A}$ |
|---|-----------|
| 0 | 1         |
| 1 | 0         |



(b) AND Logic Operation


| A | B | AB |
|---|---|----|
| 0 | 0 | 0  |
| 0 | 1 | 0  |
| 1 | 0 | 0  |
| 1 | 1 | 1  |






(c) OR Logic Operation

| A | B | A+B |
|---|---|-----|
| 0 | 0 | 0   |
| 0 | 1 | 1   |
| 1 | 0 | 1   |
| 1 | 1 | 1   |




NOR Logic operation

| A | B | $\overline{A+B}$ |
|---|---|------------------|
| 0 | 0 | 1                |
| 0 | 1 | 0                |
| 1 | 0 | 0                |
| 1 | 1 | 0                |



XOR Logic operation

| A | B | $A \oplus B$ |
|---|---|--------------|
| 0 | 0 | 0            |
| 0 | 1 | 1            |
| 1 | 0 | 1            |
| 1 | 1 | 0            |



XNOR Logic operation

| A | B | $A \odot B$ |
|---|---|-------------|
| 0 | 0 | 1           |
| 0 | 1 | 0           |
| 1 | 0 | 0           |
| 1 | 1 | 1           |

## 2. For NOR gate as universal gate


**PROCEDURE:**

1. Make the connections as per the logic diagram.
2. Connect +5v to pin 14 & ground to pin 7 of IC 7402
3. Apply diff combinations of inputs to the i/p terminals.
4. Note o/p for NAND as universal gate.
5. Verify the truth table




NOT Logic operation

| A | $\bar{A}$ |
|---|-----------|
| 0 | 1         |
| 1 | 0         |




OR Logic operation

| A | B | A+B |
|---|---|-----|
| 0 | 0 | 0   |
| 0 | 1 | 1   |
| 1 | 0 | 1   |
| 1 | 1 | 1   |




AND Logic operation

| A | B | AB |
|---|---|----|
| 0 | 0 | 0  |
| 0 | 1 | 0  |
| 1 | 0 | 0  |
| 1 | 1 | 1  |




NAND Logic operation

| A | B | AB |
|---|---|----|
| 0 | 0 | 1  |
| 0 | 1 | 1  |
| 1 | 0 | 1  |
| 1 | 1 | 0  |



| A | B | $A \oplus B$ |
|---|---|--------------|
| 0 | 0 | 0            |
| 0 | 1 | 1            |
| 1 | 0 | 1            |
| 1 | 1 | 0            |

### XOR Logic operation



| A | B | $A \odot B$ |
|---|---|-------------|
| 0 | 0 | 1           |
| 0 | 1 | 0           |
| 1 | 0 | 0           |
| 1 | 1 | 1           |

### Conclusion:-

We have constructed and verified truth table of all gates using universal gates NAND and NOR gate.

**Experiment No:3**

Date: \_\_/\_\_/\_\_\_\_

Aim: - Implementation of half adder and Full adder using logic gates.

**APPARATUS REQUIRED**

- 1.IC 7486, IC 7432, IC 7408, IC 7400.
- 2.Digital trainer kit.

**THEORY:**

**Half-Adder:** A combinational logic circuit that performs the addition of two data bits, A and B, is called a half-adder. Addition will result in two output bits; one of which is the sum bit, S, and the other is the carry bit, C. The Boolean functions describing the half-adder are:


$$S = A \oplus B \qquad C = A B$$

**Full-Adder:** The half-adder does not take the carry bit from its previous stage into account. This carry bit from its previous stage is called carry-in bit. A combinational logic circuit that adds two data bits, A and B, and a carry-in bit,  $C_{in}$ , is called a full-adder. The Boolean functions describing the full-adder are:


$$S = (x \oplus y) \oplus C_{in} \qquad C = xy + C_{in} (x \oplus y)$$

**Procedure: -**


1. Verify the gates.
2. Make the connections as per the circuit diagram.
3. Switch on  $V_{CC}$  and apply various combinations of input according to the truth table.
4. Note down the output readings for half and full adder sum and the carry bit for different combinations of inputs.

**Half Adder using basic gates:-**


**Full Adder using basic gates:-**



**Half Adder using NAND gates only:-**




**Full Adder using NAND gates only:-**




K-map for half adder

| Half adder |   |   |   |
|------------|---|---|---|
| A          | B | S | C |
| 0          | 0 |   |   |
| 0          | 1 |   |   |
| 1          | 0 |   |   |
| 1          | 1 |   |   |

For S:



For C:




K Maps


K-map for full adder

| Full Adder |   |                 |   |   |
|------------|---|-----------------|---|---|
| A          | B | C <sub>in</sub> | S | C |
| 0          | 0 | 0               |   |   |
| 0          | 0 | 1               |   |   |
| 0          | 1 | 0               |   |   |
| 0          | 1 | 1               |   |   |
| 1          | 0 | 0               |   |   |
| 1          | 0 | 1               |   |   |
| 1          | 1 | 0               |   |   |
| 1          | 1 | 1               |   |   |

For S:



For C<sub>in</sub>:



**Conclusion: -**

Half adder and full adder are constructed and their truth tables are verified.

**Experiment No:4****Date: \_\_/\_\_/\_\_****Aim:** - Implementation of half subtractor and Full subtractor using logic gates.**APPARATUS REQUIRED**

- 1.IC 7486, IC 7432, IC 7408,IC7404, IC7400.
- 2.Digital trainer kit.

**THEORY:**

**Half Subtractor:** Subtracting a single-bit binary value B from another A (i.e. A -B) produces a difference bit D and a borrow out bit B-out. This operation is called half subtraction and the circuit to realize it is called a half subtractor. The Boolean functions describing the halfSubtractor are:

$$D = A \oplus B$$

$$B_r = \bar{A} B$$

**Full Subtractor:** Subtracting two single-bit binary values, B, Cin from a single-bit value A produces a difference bit D and a borrow out Br bit. This is called full subtraction. The Boolean functions describing the full-subtractor are:


$$D = (x \oplus y) \oplus B_{in}$$

$$B_r = \bar{A}B + \bar{A} (B_{in}) + B (B_{in})$$


**Procedure:-**

1. Verify the gates.
2. Make the connections as per the circuit diagram.
3. Switch on  $V_{CC}$  and apply various combinations of input according to the truth table.
4. Note down the output readings for half and full subtractor difference and borrow bit for different combinations of inputs.


**Using X – OR and Basic Gates (a) Half Subtractor**



**Full Subtractor**




**Using only NAND gate (a) Half subtractor**







**(b) Full Subtractor**



For D:

For Br:

| Half Subtractor |   |   |    |
|-----------------|---|---|----|
| A               | B | D | Br |
| 0               | 0 |   |    |
| 0               | 1 |   |    |
| 1               | 0 |   |    |
| 1               | 1 |   |    |



$$D = A \oplus B$$

$$B_r = \bar{A}.B$$

K Maps

| Full Subtractor |   |                 |   |                |
|-----------------|---|-----------------|---|----------------|
| A               | B | B <sub>in</sub> | D | B <sub>r</sub> |
| 0               | 0 | 0               |   |                |
| 0               | 0 | 1               |   |                |
| 0               | 1 | 0               |   |                |
| 0               | 1 | 1               |   |                |
| 1               | 0 | 0               |   |                |
| 1               | 0 | 1               |   |                |
| 1               | 1 | 0               |   |                |
| 1               | 1 | 1               |   |                |

For D:



$$D = A \oplus B \oplus B_{in}$$

For B<sub>r</sub>



$$B_r = \bar{A}B + (\bar{A} + B)B_{in}$$

**Conclusion: -**

Half subtractor and full subtractor are constructed and their truth tables are verified.

**Experiment No:5****Date: \_\_/\_\_/\_\_****Aim:** - Implementation of a 4-bit Binary to Gray code converter.**APPARATUS REQUIRED**

1. IC 7486
2. Digital trainer kit

**THEORY:**

Gray Code is one of the most important codes. It is a non-weighted code which belongs to a class of codes called minimum change codes.

In this codes while traversing from one step to another step, only one bit in the code group changes.

The input variable are designated as B3, B2, B1, B0 and the output variables are designated as G3, G2, G1, G0.

**Procedure:** -

1. The circuit connections are made as shown in fig.
2. Pin (14) is connected to +Vcc and Pin (7) to ground.
3. In the case of binary to gray conversion, the inputs B0, B1, B2 and B3 are given at respective pins and outputs G0, G1, G2, G3 are taken for all the 16 combinations of the input.
4. The values of the outputs are tabulated.

**TRUTH TABLE:**

| Binary Input |    |    |    | Gray code output |    |    |    |
|--------------|----|----|----|------------------|----|----|----|
| B3           | B2 | B1 | B0 | G3               | G2 | G1 | G0 |
| 0            | 0  | 0  | 0  | 0                | 0  | 0  | 0  |
| 0            | 0  | 0  | 1  | 0                | 0  | 0  | 1  |

|   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

### K-Map for $G_3$ :

|      |    |      |    |    |    |
|------|----|------|----|----|----|
|      |    | B1B0 |    |    |    |
|      |    | 00   | 01 | 11 | 10 |
| B3B2 | 00 |      |    |    |    |
|      | 01 |      |    |    |    |
|      | 11 | 1    | 1  | 1  | 1  |
|      | 10 | 1    | 1  | 1  | 1  |

$$G_3 = B_3$$

### K-Map for $G_2$ :

|      |    |      |    |    |    |
|------|----|------|----|----|----|
|      |    | B1B0 |    |    |    |
|      |    | 00   | 01 | 11 | 10 |
| B3B2 | 00 |      |    |    |    |
|      | 01 | 1    | 1  | 1  | 1  |
|      | 11 |      |    |    |    |
|      | 10 | 1    | 1  | 1  | 1  |

$$G_2 = B_3 \oplus B_2$$

### K-Map for $G_1$ :


|      |    |      |    |    |    |
|------|----|------|----|----|----|
|      |    | B1B0 |    |    |    |
|      |    | 00   | 01 | 11 | 10 |
| B3B2 | 00 |      |    | 1  | 1  |
|      | 01 | 1    | 1  |    |    |
|      | 11 | 1    | 1  |    |    |
|      | 10 |      |    | 1  | 1  |

$$G_1 = B_1 \oplus B_2$$

### K-Map for $G_0$ :

|      |    |      |    |    |    |
|------|----|------|----|----|----|
|      |    | B1B0 |    |    |    |
|      |    | 00   | 01 | 11 | 10 |
| B3B2 | 00 |      | 1  |    | 1  |
|      | 01 |      | 1  |    | 1  |
|      | 11 |      | 1  |    | 1  |
|      | 10 |      | 1  |    | 1  |

$$G_0 = B_1 \oplus B_0$$

**LOGIC DIAGRAM****Conclusion: -**

4-bit Binary to Gray code converter is constructed and their truth tables are verified.

**Experiment No:6**

**Date: \_\_\_/\_\_\_/\_\_\_**

Aim: - Implementation of a Single bit digital comparator.

**APPARATUS REQUIRED**

1. IC 7404, IC 7408, IC 74266
2. Digital trainer kit

**THEORY:**

Magnitude Comparator is a logical circuit, which compares two signals A and B and generates three logical outputs, whether  $A > B$ ,  $A = B$ , or  $A < B$ .

**Procedure: -**

1. The circuit connections are made as shown in fig.
2. Pin (14) is connected to +Vcc and Pin (7) to ground.
3. The inputs A, B are given at respective pins and outputs  $A > B$ ,  $A = B$ , or  $A < B$  are connected to the output LED.
4. The values of the outputs are tabulated.

**TRUTH TABLE**


| INPUTS |   | OUTPUTS |         |         |
|--------|---|---------|---------|---------|
| A      | B | $A > B$ | $A = B$ | $A < B$ |
| 0      | 0 | 0       | 1       | 0       |
| 0      | 1 | 0       | 0       | 1       |
| 1      | 0 | 1       | 0       | 0       |
| 1      | 1 | 0       | 1       | 0       |

$$A > B = A \bar{B}$$

$$A < B = \bar{A} B$$

$$A = B = \bar{A} \bar{B} + AB$$



**LOGIC DIAGRAM****Conclusion: -**

A Single bit digital comparator is constructed and it's truth tables are verified.

Experiment No:7

Date: \_\_/\_\_/\_\_


Aim: - To study Multiplexer and demultiplexer.

**APPARATUS REQUIRED:** Power Supply  
Digital Trainer,  
Connecting Leads,  
IC's 74153(4x1 multiplexer).

### THEORY:


**MULTIPLEXER:** Multiplexer generally means many into one. A multiplexer is a circuit with many Inputs but only one output. By applying control signals we can steer any input to the output. The fig. (1) Shows the general idea. The ckt. has  $n$  input signal, control signal & one output signal. Where  $2^n = m$ . One of the popular multiplexer is the 16 to 1 multiplexer, which has 16 input bits, 4 control bits & 1 output bit.

### PIN CONFIGURATION:-



### LOGIC DIAGRAM:

#### Multiplexer (4x1) IC 74153



**PROCEDURE:**

1. Fix the IC's on the bread board & give the input supply.
2. Make connection according to the circuit.
3. Give select signal and strobe signal at respective pins.
4. Connect +5 v Vcc supply at pin no 24 & GND at pin no 12.
5. Verify the truth table for various inputs.

**OBSERVATION TABLE:****Truth Table of multiplexer (4x1) IC 74153**

| INPUT |   |    |    |    |    |   | OUTPUT |
|-------|---|----|----|----|----|---|--------|
| A     | B | C0 | C1 | C2 | C3 | G | Y      |
| X     | X | X  | X  | X  | X  | 1 | 0      |
| 0     | 0 | 0  | X  | X  | X  | 0 | 0      |
| 0     | 0 | 1  | X  | X  | X  | 0 | 1      |
| 0     | 1 | X  | 0  | X  | X  | 0 | 0      |
| 0     | 1 | X  | 1  | X  | X  | 0 | 1      |
| 1     | 0 | X  | X  | 1  | X  | 0 | 1      |
| 1     | 1 | X  | X  | X  | 0  | 0 | 0      |
| 1     | 1 | X  | X  | X  | 1  | 0 | 1      |

**Conclusion:** Verify the truth table of multiplexer for various inputs.

---



---

**Experiment No:8**

**Date:** \_\_/\_\_/\_\_

*Aim: - To study SR Flipflops .*

**APPARATUS REQUIRED:** IC' S 7400, 7402 Digital Trainer & Connecting leads.

**THEORY:**


- **RS FLIP-FLOP:** There are two inputs to the flip-flop defined as R and S. When I/Ps  $R = 0$  and  $S = 0$  then O/P remains unchanged. When I/Ps  $R = 0$  and  $S = 1$  the flip-flop is switches to the stable state where O/P is 1 i.e. SET. The I/P condition is  $R = 1$  and  $S = 0$  the flip-flop is switched to the stable state where O/P is 0 i.e. RESET. The I/P condition is  $R = 1$  and  $S = 1$  the flip-flop is switched to the stable state where O/P is forbidden.
- **JK FLIP-FLOP:** For purpose of counting, the JK flip-flop is the ideal element to use. The variable J and K are called control I/Ps because they determine what the flip- flop does when a positive edge arrives. When J and K are both 0s, both AND gates are disabled and Q retains its last value.
- **D FLIP -FLOP:** This kind of flip flop prevents the value of D from reaching the Q output until clock pulses occur. When the clock is low, both AND gates are disabled D can change value without affecting the value of Q. On the other hand, when the clock is high, both AND gates are enabled. In this case, Q is forced to equal the value of D. When the clock again goes low, Q retains or stores the last value of D. a D flip flop is a bistable circuit whose D input is transferred to the output after a clock pulse is received.
- **T FLIP-FLOP:** The T or "toggle" flip-flop changes its output on each clock edge, giving an output which is half the frequency of the signal to the T input. It is useful for constructing binary counters, frequency dividers, and general binary addition devices. It can be made from a J-K flip-flop by tying both of its inputs high.

**CIRCUIT DIAGRAM:**


**SR Flip Flop**

**D Flip Flop**

## JK Flip Flop



## T Flip Flop

**PROCEDURE:**

1. Connect the circuit as shown in figure.
2. Apply Vcc & ground signal to every IC.
3. Observe the input & output according to the truth table.

**TRUTH TABLE:****SR FLIP FLOP:**

| CLOCK | S | R | $Q_{n+1}$ |
|-------|---|---|-----------|
| 1     | 0 | 0 | NO CHANGE |
| 1     | 0 | 1 | 0         |
| 1     | 1 | 0 | 1         |
| 1     | 1 | 1 | ?         |

**D FLIPFLOP:**

| INPUT | OUTPUT |
|-------|--------|
| 0     | 0      |
| 1     | 1      |

**JK FLIPFLOP**

| CLOCK | S | R | $Q_{n+1}$ |
|-------|---|---|-----------|
| 1     | 0 | 0 | NO CHANGE |
| 1     | 0 | 1 | 0         |
| 1     | 1 | 0 | 1         |
| 1     | 1 | 1 | $Q_n'$    |

**T FLIPFLOP**

| CLOCK | S | R | $Q_{n+1}$ |
|-------|---|---|-----------|
| 1     | 0 | 1 | NO CHANGE |
| 1     | 1 | 0 | $Q_n'$    |



Experiment No:9

Date: \_\_/\_\_/\_\_

Aim: -Realize 4 bit asynchronous counter

**APPARATUS REQUIRED:** Digital trainer kit  
 4 JK flip flop each IC 7476 (i.e. dual JK flip flop)  
 and two AND gates IC 7408.

**BRIEF THEORY:** Counter is a circuit which cycle through state sequence. Two types of counter, Synchronous counter (e.g. parallel) and Asynchronous counter (e.g. ripple). In Ripple counter same flip-flop output to be used as clock signal source for other flip-flop. Synchronous counter use the same clock signal for all flip-flop.

**PIN CONFIGURATION:****LOGIC DIAGRAM:**

---

| Pin Number | Description          |
|------------|----------------------|
| 1          | Clock 1 Input        |
| 2          | Preset 1 Input       |
| 3          | Clear 1 Input        |
| 4          | J1 Input             |
| 5          | Vcc                  |
| 6          | Clock 2 Input        |
| 7          | Preset 2 Input       |
| 8          | Clear 2 Input        |
| 9          | J2 Input             |
| 10         | Complement Q2 Output |
| 11         | Q2 Output            |
| 12         | K2 Input             |
| 13         | Ground               |
| 14         | Complement Q1 Output |
| 15         | Q1 Output            |
| 16         | K1 Input             |

**PROCEDURE:**


- Make the connections as per the logic diagram.
- Connect +5v and ground according to pin configuration.
- Apply diff combinations of inputs to the i/p terminals.
- Note o/p for summation.
- Verify the truth table.

**RESULT:** 4-bit asynchronous counter studied and verified.

Aim: Design of 4-bit shift register .


APPARATUS REQUIRED: - Logic trainer kit, D Flip-flop IC - 7474 wire

Theory: Serial In/Serial Right/Serial Out Operation




Serial shift registers can be implemented using any type of flip-flops. A serial shift register implemented using D flip-flops with the serial data applied at the D input of the first flip-flop and serial data out obtained at the Q output of the last flip-flop is shown in figure. At each clock transition 1 bit of serial data is shifted in and at the same instant 1-bit of serial data is shifted out. For a 4-bit shift register, 8 clock transitions are required to shift in 4-bit data and completely shift out the 4-bit data. As the data shifted out 1-bit at a time, a logic 0 value is usually shifted in to fillup the vacant bits in the shift register.

Serial In/Shift Right/Serial Out Register



**Timing diagram of a Serial In/Shift Right/Serial Out Register**





**Shift Register Truth Table**

| Outputs    | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|------------|-------|-------|-------|-------|
| Reset      | 0     | 0     | 0     | 0     |
| CK Pulse 1 | 1     | 0     | 0     | 0     |
| CK Pulse 2 | 0     | 1     | 0     | 0     |
| CK Pulse 3 | 0     | 0     | 1     | 0     |
| CK Pulse 4 | 0     | 0     | 0     | 1     |

**PROCEDURE:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

**RESULT:**

Thus the Shift register was designed and their truth table is verified

---

